



### FEATURES

- 14-bit resolution; 10MSPS sampling rate
- Functionally complete;  $\pm 2.5V$  input range
- No missing codes over full temperature range
- Edge-triggered
- $\pm 5V$  supplies, 1.6 Watts
- 76dB SNR, -83dB THD
- Ideal for both time and frequency domain applications

### PRODUCT OVERVIEW

The ADSD-1410S is a functionally complete, dual 14-bit, 10MSPS, sampling A/D converter. Its standard, 40-pin, triple-wide SMT DIP contains two fast-settling sample/hold amplifiers, two 14-bit A/D converters, multiplexed output buffers, a precision reference, and all the timing and control logic necessary to operate from either two or a single start convert pulse.

The ADSD-1410S is optimized for wideband frequency-domain applications and is fully FFT tested. The ADSD-1410S requires only  $\pm 5V$  supplies and typically consumes 1.6 Watts. The digital output power supply is capable of directly driving 5V or 3V logic systems. Models are available in either commercial 0 to  $+70^{\circ}C$  or military  $-55$  to  $+125^{\circ}C$  operating temperature ranges.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1. ADSD-1410S Functional Block Diagram

PARAMETERS	LIMITS	UNITS
<b>+5Vcc Supply</b> (Pins 2, 39)	0 to +6	Volts
<b>-5VEE Supply</b> (Pins 9, 32)	0 to -6	Volts
<b>VDD Supply</b> (Pin 12)	-0.3 to (Vcc +0.3)	Volts
<b>Digital Inputs</b> (Pins 10, 11, 30, 31)	-0.3 to (VDD +0.3)	Volts
<b>Analog Input</b> (Pins 1, 40)	±7	Volts
<b>Lead Temp.</b> (10 seconds)	+300	°C

### FUNCTIONAL SPECIFICATIONS

(TA = +25°C, VCC = +5V, VDD = +5V, VEE = -5V, 10MSPS sampling rate, Vin = ±2.5V and a minimum 7 minute warmup unless otherwise specified.)

ANALOG INPUTS		MIN.	TYP.	MAX.	UNITS
Input Voltage Range		—	±2.5V	—	Volts
Input Impedance		610	620	630	Ω
Input Capacitance		—	7	15	pF
DIGITAL INPUTS					
Logic Levels		+2.4	—	—	Volts
Logic "1"		—	—	+0.8	Volts
Logic "0"		—	—	+10	μA
Logic Loading "1"		—	—	-10	μA
Logic Loading "0"		—	—	—	—
PERFORMANCE					
Integral Non-Linearity					
+25°C (f <sub>IN</sub> =10kHz)		—	±1	—	LSB
0 to +70°C		—	±1	—	LSB
-55 to +125°C		—	±2	—	LSB
Differential Non-Linearity					
(f <sub>IN</sub> = 10kHz)					
+25°C		-0.99	±0.5	+1.5	LSB
0 to +70°C		-0.99	±0.5	+1.5	LSB
-55 to +125°C		-0.99	±0.75	+1.75	LSB
Offset Error					
+25°C (see Figure 3)		—	±0.25	±0.5	%FSR
0 to +70°C		—	±0.25	±0.5	%FSR
-55 to +125°C		—	±0.5	±0.8	%FSR
Gain Error					
+25°C (see Figure 3)		—	±0.3	±0.6	%FSR
0 to +70°C		—	±0.3	±0.6	%FSR
-55 to +125°C		—	±0.6	±0.8	%FSR
No Missing Codes		-55 to +125°C			
14 Bits		14 Bits			
Resolution		14 Bits			
OUTPUTS					
Output Coding		Offset Bin.			
Logic Level					
Logic "1"	VDD = +5V	+3.8	—	—	Volts
	VDD = +3.3V	+2.48	—	—	Volts
Logic "0"	VDD = +5V	—	—	+0.5	Volts
	VDD = +3.3V	—	—	+0.5	Volts
Logic Loading "1"	VDD = +5V	—	—	-8	mA
	VDD = +3.3V	—	—	-4	mA
Logic Loading "0"	VDD = +5V	—	—	+8	mA
	VDD = +3.3V	—	—	+4	mA
Internal Reference					
Voltage, +25°C		+1.5	+1.6	+1.7	Volts
0 to +70°C		+1.5	+1.6	+1.7	Volts
External Current		—	—	5	mA

DYNAMIC PERFORMANCE	MIN.	TYP.	MAX.	UNITS
<b>Total Harm. Distort.</b> (-0.5dB)				
dc to 500kHz	—	-84	-80	dB
500kHz to 5MHz	—	-83	-75	dB
<b>Signal-to-Noise Ratio</b>				
(w/o distortion, -0.5dB)				
dc to 500kHz	74	76	—	dB
500kHz to 5MHz	74	76	—	dB
<b>Signal-to-Noise Ratio</b>				
(and distortion, -0.5dB)				
dc to 500kHz	72	75	—	dB
500kHz to 5MHz	72	75	—	dB
<b>Spurious Free Dyn. Range</b> ①				
dc to 500kHz	—	-87	-82	dB
500kHz to 5MHz	—	-86	-78	dB
<b>Two-tone IMD</b>				
<b>Distortion</b> (fin = 4.85MHz, fs = 10MHz, -0.5dB)	—	-80	—	dB
<b>Input Bandwidth</b> (-3dB)				
Small Signal (-20dB input)	—	14	—	MHz
Large Signal (-0.5dB input)	—	14	—	MHz
<b>Aperture Delay Time</b>	—	—	±10	ns
<b>Aperture Uncertainty</b>	—	0.4	—	ps, RMS
<b>S/H Acq. Time</b> , (to ±0.003%FSR)				
Step input	—	—	25	ns
<b>Feedthrough Rejection</b>				
(fin = 5MHz)	—	85	—	dB
<b>Noise</b>	—	250	—	μVrms
TIMING SPECIFICATIONS				
<b>Conversion Rate</b>	1	—	10	MHz
<b>Start Convert High</b>	25	50	500	ns
<b>Start Convert Low</b>	25	50	500	ns
<b>Start Convert to EOC</b>				
<b>EOC to Data Valid</b>				
<b>Output Disable Delay</b>	1	6	13	ns
POWER REQUIREMENTS				
<b>Power Supply Ranges</b>				
-5VEE Supply	-5.25	-5.0	-4.75	Volts
+5Vcc Supply	+4.75	+5.0	+5.25	Volts
VDD Supply	+3.0	+5.0	VCC	Volts
<b>Power Supply Currents</b>				
-5VEE Supply	-100	-89	—	mA
+5Vcc Supply	—	+230	+245	mA
VDD Supply	—	+2.0	+5.0	mA
<b>Power Dissipation</b>	—	1.6	1.7	Watts
<b>Power Supply Rejection</b>	—	—	±0.02	%FSR/V
PHYSICAL/ENVIRONMENTAL				
<b>Oper. Temp. Range, Ambient</b>				
ADSD-1410S	0	—	+70	°C
ADSD-1410S-EX	-55	—	+125	°C
<b>Storage Temperature Range</b>	-65	—	+150	°C
<b>Package Type</b>	40-pin, SMT TDIP			

### Footnote:

① Same specification as In-Band Harmonics and Peak Harmonics.

### TECHNICAL NOTES

- Rated performance requires using good high-frequency circuit board layout techniques. Connect the digital and analog grounds to one point, the analog ground plane beneath the converter. Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies.

### CALIBRATION PROCEDURE

- Connect the converter per Figure 3. Apply a pulse of 50 nanoseconds typical to START CONVERT (pin 11) at a rate of 2MHz. This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.
- Zero (Offset) Adjustments**  
Apply a precision voltage reference source between ANALOG INPUT A (pin 1) and SIGNAL GROUND (pin 3), then adjust the reference source output per Table 2. Adjust trimpot R1 until the code flickers equally between 10 0000 0000 0000 and 10 0000 0000 0001.
- Repeat above step for Analog Input B (Pin 40). Use trimpot R2 for the zero (Offset) adjustment.

Table 2. Offset Adjustment

INPUT RANGE	OFFSET ADJUST +1/2 LSB
$\pm 2.5V$	+0.000153V

Table 3. Output Coding

OUTPUT CODING				INPUT RANGE	BIPOLAR
MSB	LSB			$\pm 2.5V$	SCALE
11	1111	1111	1111	+2.499695	+FS – 1LSB
11	1000	0000	0000	+1.875000	+3/4FS
11	0000	0000	0000	+1.250000	+1/2FS
10	0000	0000	0000	$\pm 0.000000$	0
01	0000	0000	0000	-1.250000	-1/2FS
00	1000	0000	0000	-1.875000	-3/4FS
00	0000	0000	0001	-2.499695	-FS+1LSB
00	0000	0000	0000	-2.500000	-FS

- To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Table 3.

5 nSec. per division





Figure 2. ADSD-1410S Timing Diagram



## Notes:

- ① Outputs are enabled by either turning ENABLE A (Pin 10) or ENABLE B (Pin 31) low for respective analog inputs A or B. A high on both ENABLE A and ENABLE B results in disabling the output bus (High Z).


Figure 3. ADSD-1410S Connection Diagram

## THERMAL REQUIREMENTS

The ADSD-1410S sampling A/D converter is fully characterized and specified over the commercial operating temperature (ambient) range of 0 to +70°C and military temperature range of -55 to +125°C (EX suffix). All room-temperature ( $T_A = +25^\circ\text{C}$ ) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.

These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package. Electrically-insulating, thermally-conductive "pads" may be installed underneath the package. Minimal air flow over the surface can greatly help reduce the package temperature.

### MECHANICAL DIMENSIONS INCHES (MM)



### ORDERING INFORMATION

MODEL NUMBER	OPERATING TEMP. RANGE	PACKAGE	ROHS
ADSD-1410S	0 to +70°C	SMT-TDIP	No
ADSD-1410S-C	0 to +70°C	SMT-TDIP	Yes
ADSD-1410S-EX	-55to +125°C	SMT-TDIP	No
ADSD-1410S-EX-C	-55to +125°C	SMT-TDIP	Yes

### INPUT/OUTPUT CONNECTIONS

PIN	FUNCTION	PIN	FUNCTION
1	INPUT A	40	INPUT B
2	+5VA	39	+5VA
3	ANALOG GROUND	38	ANALOG GROUND
4	N.C.	37	N.C.
5	OFFSET A	36	OFFSET B
6	RANGE	35	N.C.
7	1.6V REF	34	EOC A
8	ANALOG GROUND	33	ANALOG GROUND
9	-5V	32	-5V
10	ENABLE A	31	ENABLE B
11	START A	30	START B
12	VDD	29	EOC B
13	BIT 14 (LSB)	28	BIT 1 (MSB)
14	BIT 13	27	BIT 2
15	BIT 12	26	BIT 3
16	BIT 11	25	BIT 4
17	BIT 10	24	BIT 5
18	BIT 9	23	BIT 6
19	BIT 8	22	BIT 7
20	DGND	21	DGND

DATEL is a registered trademark of

Murata Power Solutions, Inc.

11 Cabot Boulevard, Mansfield, MA 02048-1151 USA

ITAR and ISO 9001/14001 REGISTERED

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

© 2013 Murata Power Solutions, Inc.