



FEATURES

- 100MHz conversion rate
- Low power, 650mW, typical
- Low glitch energy, 3.0pV-s
- Excellent dynamic specifications
- TTL/CMOS compatible inputs
- 20ns settling time
- Pin compatible with Analog Devices AD9713
- Commercial and Military Temperature Grades

PRODUCT OVERVIEW


The DAC-S is a 12-bit, ultra high speed, current output digital-to-analog converter. This TTL/CMOS compatible device converts at a rate of 100MHz and features a 3.0pV-s glitch energy and excellent frequency domain specifications.

The DAC-S develops complementary current outputs of 0 to -20.48mA and can directly drive 50 Ohm loads. The excellent dynamic specifications (to Nyquist at $f_{OUT}=2.02MHz$) include an SFDR of -85dB. Static performance includes maximum over temperature specifications of $\pm 1.75LSB$ and $\pm 1.5LSB$ for integral and differential nonlinearity, respectively.

The DAC-S achieves low power and high speed performance from an advanced BiCMOS process. The architecture employs an R/2R resistor network and a segmented switching current cell arrangement to reduce glitch. Laser trimming assures that 12-bit linearity is achieved and maintained over the transfer curve. It also incorporates a 12-bit input data register and bandgap voltage reference with a buffer amplifier.

The DAC-S runs on +5V and -5.2V supplies and dissipates a maximum of 802mW. It is available in a 28-pin CLCC package with an operating temperature range of 0 to 70°C or -55 to +125°C.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS			PHYSICAL/ENVIRONMENTAL				
PARAMETERS	LIMITS	UNITS	PARAMETERS	MIN.	TYP.	MAX.	UNITS
+5V Digital Supply	+5.5	Volts	Operating Temperature Range	-55	—	+125	°C
-5.2V Digital Supply	-5.5	Volts	Storage Temperature Range	-65	—	+150	°C
-5.2V Analog Supply	-5.5	Volts	Thermal Resistance, θ_{ja}		24		(°C/W)
Digital Input Voltages	-0.5 to +5V Supply level	Volts	Junction Temperature	—	—	+150	°C
Internal Reference Output Current	±2.5	mA	Package Type	28 Pin CLCC			
Voltage from CTRL IN to -5.2V (A) Supply	2.5 to 0	Volts					
CTRL OUT Output Current	±2.5	mA					
Reference Input Voltage Range	-5.2V (A) Supply Level to -3.7	Volts					
Analog Output Current, IOUT	30	mA					
Lead Temperature (10 seconds)	300	°C					

FUNCTIONAL SPECIFICATIONS

(TA = See specification table, -5.2V (A) Supply = -5.2V (D) Supply = -4.94 to -5.46V, +5V Supply = 4.75 to 5.25V, VREF = Internal, RL = 50 Ohms and fs = 100MHz unless otherwise specified.)

DIGITAL INPUTS	0 TO +70°C			-55 TO +125°C			UNITS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Resolution	12	—	—	12	—	—	Bits
Logic Levels							
Logic "1"	+2.0	—	—	+2.0	—	—	Volts
Logic "0"	—	—	+0.8	—	—	+0.8	Volts
Logic Loading "1"	—	—	400	—	—	400	µA
Logic Loading "0"	—	—	700	—	—	700	µA
Digital Input Capacitance, CIN	—	3.0	15	—	3.0	15	pF
TIMING CHARACTERISTICS							
Data setup time, tsu	3	2	—	3	2	—	ns
Data Hold Time, tHLD	0.5	0.25	—	0.5	0.25	—	ns
Propagation Delay Time, tPD	—	4.5	7	—	4.5	7	ns
CLOCK Pulse Width, TPW1, TPW2	3	—	—	3	—	—	ns
STATIC PERFORMANCE							
Integral Nonlinearity ①	—	±0.75	±1.0	—	±1.0	±1.75	LSB
Differential Nonlinearity	—	±0.5	±.75	—	0.5	±1	LSB
Offset Error	—	0.5	5	—	5	5	µA
Gain Error ②	—	3	10	—	3	10	%
DYNAMIC PERFORMANCE							
Conversion Rate ③	100	—	—	100	—	—	MHz
Output Voltage Settling Time, tSET							
Full Scale Step to ±1LSB	—	11	13	—	12	15	ns
Full Scale Step to ±0.5LSB	—	20	22	—	20	22	ns
Glitch Area							
Singlet (Peak)	—	2	10	—	2	10	pV-s
Doublet (Net)	—	3	—	—	3	—	pV-s
Output Slew Rate	900	1000	—	900	1000	—	V/µs
Output Rise Time	625	675	—	625	675	—	ps
Output Fall Time	425	470	—	425	470	—	ps
Differential Gain	—	0.15	—	—	0.15	—	%
Differential Phase	—	0.07	—	—	0.07	—	Deg
Spurious Free Dynamic Range, SFDR							
fCLK=10MSPS, fOUT=1.23MHz	—	—	—	—	85	82	dB
fCLK=20MSPS, fOUT=5.055MHz	—	—	—	—	77	74	dB
fCLK=40MSPS, fOUT=16 MHz	—	—	—	—	75	71	dB
fCLK=50MSPS, fOUT= 10.1MHz	—	—	—	—	80	76	dB
fCLK=80MSPS, fOUT= 5.1MHz	—	—	—	—	78	75	dB
fCLK=100MSPS, fOUT=10.1MHz	—	—	—	—	79	75	dB
Throughput rate	100	—	—	100	—	—	MSPS
ANALOG OUTPUT							
Full Scale Output Current	—	-20.48	—	—	-20.48	—	mA
Output Voltage Compliance ④	-1.25	—	+3.0	-1.25	—	+3.0	Volts

INTERNAL REFERENCE/AMPLIFIER	0 TO +70°C			-55 TO +125°C			UNITS
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Reference Voltage, VREF	-1.27	-1.23	-1.17	-1.27	-1.23	-1.17	Volts
Reference Voltage Drift	—	50	100	—	175	100	µV/°C
Reference Current Sink/Source Capability	-125	—	+50	-125	—	+50	µA
Reference Load Regulation (IREF = 0 to -125µA)	—	50	—	—	50	—	µV
Reference Input (CTRL IN) Impedance	—	12	—	10	12	—	kOhms
Reference Input (CTRL IN) Multiplying Bandwidth	—	—	—	—	—	—	—
(100mV sine wave, to -3dB loss at IOUT)	50	75	—	50	75	—	MHz
Input Impedance at REF OUT	3	5	—	3	5	—	kOhms
Amplifier Large Signal Bandwidth (4V p-p sine wave input, to slew rate limit)	1	3	—	1	3	—	MHz
Amplifier Small Signal Bandwidth (1V p-p sine wave input, to -3dB loss)	4	10	—	4	10	—	MHz
POWER REQUIREMENTS							
Power Supply Ranges							
+5V Supply	+4.75	—	+5.25	+4.75	—	+5.25	Volts
-5.2V Supplies	-4.94	—	-5.46	-4.94	—	-5.46	Volts
Power Supply Currents							
+5V Supply	—	13	20	—	13	20	mA
-5.2V Digital Supply	—	70	85	—	70	95	mA
-5.2V Analog Supply	—	42	50	—	42	50	mA
Power Dissipation	—	650	800	—	650	800	mW
Power Supply Rejection (±5% variation)	-5	10	—	5	10	µAV	

Footnotes:

- ① Best fit straight line.
- ② Gain Error measured as the error in the ratio between the full scale output current and the current through RSET (1.28mA typ.). Ideally the ratio should be 16.
- ③ Clock frequency range is from DC to the guaranteed minimum conversion rate.
- ④ Dynamic Range must be limited to a 1V swing within the compliance range.

TECHNICAL NOTES

Clock Termination

The internal 12-bit register is updated on the rising edge of the Latch Enable (pin 26). To minimize reflections and noise at high clock speeds proper termination techniques should be used. In the PCB layout the clock runs should be kept as short as possible and have minimal loading. The PCB should employ a controlled characteristic line impedance (Z_0) of 50 Ohms. A shunt termination resistor, equal to Z_0 , should be placed as close to the CLOCK pin as possible, see Figure 2. The rise, fall and propagation delay times will be effected by the shunt termination resistor.

Digital Inputs

The DAC-S is TTL/CMOS compatible. Data is latched by a Master register.

Outputs

The outputs IOUT (pin 14) and \overline{IOUT} (pin 16) are complementary current outputs. Current is steered to either IOUT or \overline{IOUT} in proportion to the input code.

The sum of the two currents is always equal to the full scale current minus one LSB. See Table 1. The output can be converted to a voltage through a load resistor, typically 50 Ohms. Both current outputs should have the same load resistance value. See Figure 2. The output voltage generated is:

$$V_{OUT} = I_{OUT} (R_{OUT} || 227 \text{ Ohms})$$

where 227 Ohms is the nominal DAC output resistance.

Table 1. Input Coding Table

INPUT CODE			
MSB	LSB	IOUT (mA)	\overline{IOUT} (mA)
1111	1111 1111	-20.48	0
1000	0000 0000	-10.24	-10.24
0000	0000 0000	0	-20.48

POWER SUPPLIES

In order to reduce power supply noise separate -5.2V analog and digital power supplies should be used. The power supply lines should be bypassed with 0.1µF and 0.01µF ceramic capacitors placed as close to the -5.2V analog pins (15, 25) and digital pins (12, 21) as possible. The analog and digital power supply ground returns should be connected at one point as close to the power source as possible. The +5V supply pin (23) should be bypassed with a 0.1µF ceramic capacitor connected as close to the pin as possible. See Figure 2.

REFERENCE

The internal reference is a -1.23V, typical, bandgap voltage reference. The internal reference is connected to Reference OUT (REF OUT, pin 20) and the internal control Amplifier (CTRL IN, pin 19). The control Amplifier OUT (CTRL OUT, pin 18) should be connected to Reference IN (REF IN, pin 17) and to -5.2V (pin 15) Analog Supply through a 0.1µF ceramic capacitor (as shown in figure 2) in order to improve the settling time This reduces switching noise and improves output settling time. The Full Scale Output Current, $\overline{I_{OUT}}$ (pin 14) and I_{OUT} (pin 16), is controlled by the REF OUT (pin 20) voltage and the RSET (pin 24) resistor through the following equation:

$$\text{Full Scale } I_{OUT} = [\text{REF OUT Voltage}/(\text{R}_{SET} \text{ Resistance} + 100\Omega)] \times 16$$

Note: Internal 100Ω is ± 1% tolerance

The internal reference (REF OUT) may be overdriven with a more precise external reference, capable of delivering up to 2mA, to provide better over temperature performance.




Figure 2. Typical Connection Diagram




Figure 3a. Timing Diagram




Figure 3b. Full Scale Settling Time Diagram




Figure 5a. Typical Power Dissipation Over Temperature




Figure 5b. Offset Current Over temperature




Figure 5c. Typical INL




Figure 5d. Typical DNL




Figure 5e. Spurious Free Dynamic Range = 70.5dB




Figure 5f. Spurious Free Dynamic range = 70dB


INPUT/OUTPUT CONNECTIONS

PIN	FUNCTION	PIN	FUNCTION
1	D2, Digital input bit 2	28	D1 (MSB), Digital input bit 1
2	D3, Digital input bit 3	27	DGND, Digital Ground
3	D4, Digital input bit 4	26	LATCH ENABLE, Data Clock Pin (Rising Edge)
4	D5, Digital input bit 5	25	ANALOG V _{EE} , Nomimally -5.2V
5	D6, Digital input bit 6	24	R _{SET} , where $R_{SET} = (V_{REF\ OUT} / FS\ I_{OUT}) \times 16$
6	D7, Digital input bit 7	23	DIGITAL V _{CC} , Nomimally +5V
7	D8, Digital input bit 8	22	REF GND, Connected closely to pin 13 & R _{SET} ground side
8	D9, Digital input bit 9	21	DIGITAL V _{EE} , Nomimally -5.2
9	D10, Digital input bit 10	20	REF OUT, -1.26V connected to CTRL AMP IN (Pin 19), Can be connected to an External Ref
10	D11, Digital input bit 11	19	CONTROL AMP IN, Connected to REF OUT (Pin 20), Can be connected to an External Ref
11	D12, (LSB) Digital input bit 12	18	CONTROL AMP OUT, Usually connected to REF IN (Pin 17)
12	DIGITAL V _{EE} , Nomimally -5.2V	17	REF IN, Usually connected to CTRL AMP OUT (Pin 18)
13	ANALOG GND, Connected closely to pin 22 & R _{SET} ground side	16	I _{OUT} , Complementary analog output current, Zero scale output when all "1"
14	I _{OUT} , Analog output current, Full scale output when inputs all "1"	15	ANALOG V _{EE} , Analog V _{EE} , Nomimally -5.2V

ORDERING INFORMATION

MODEL	OPERATING TEMPERATURE RANGE	PACKAGE (40-PIN)
DAC-S	-55 to 125°C	28-PIN CLCC
DAC-S/MC	0 to 70°C	28-PIN CLCC

MECHANICAL DIMENSIONS (inches (mm))



SYMBOL	INCHES
A	0.300
B	0.466
C	0.450
D	0.090
E	0.420
F	0.050
G	0.055

DATEL is a registered trademark of
Murata Power Solutions, Inc.
11 Cabot Boulevard, Mansfield, MA 02048-1151 USA
ITAR and ISO 9001/14001 REGISTERED

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

© 2011 Murata Power Solutions, Inc.